

# 0.65W, 5kV<sub>RMS</sub> Complete Isolated DC-DC Converter

## 1 Features

- **Complete Switch Mode Power Supply**
  - High integration with internal transformer
  - Soft-start reduces input inrush current and output overshoot
  - Overload and short-circuit protection
  - Thermal shutdown
- **4.5 V to 5.5 V Input Voltage Range**
- **Selectable Output voltages**
  - 3.3V, 3.7V, 5V and 5.4V output options
- **Delivers up to 650mW(5V/130mA) Output Power**
- **Robust Galvanic Isolation Barrier**
  - High lifetime: > 40 years
  - Up to 5000 V<sub>RMS</sub> isolation rating
  - ±150 kV/μs typical CMTI
- **Wide Operating Temperature Range: -40°C to 125°C**
- **Low Profile SOIC16-WB (10.30mm × 7.50) Package**
- **Safety-Related Certifications (Pending)**
  - 5kV<sub>RMS</sub> isolation for 1 minute per UL 1577
  - 7071V<sub>PK</sub> V<sub>IOTM</sub> and 849V<sub>PK</sub> V<sub>IORM</sub> reinforced isolation per DIN V VDE V 0884-11:2017-01
  - IEC 60950、IEC 60601 and EN 61010 certifications per CQC, TUV and CSA

## 2 Applications

- Instruments and Apparatuses
- Industrial automation
- Motor Control
- Medical Equipment
- Industrial Sensors
- Telecom Equipment

## 3 General Description

The CA-IS3105W is a complete isolated DC-DC converter with up to 5kV<sub>RMS</sub> isolation rating. This device integrates most of the components needed for an isolated power supply —switching controller, power switches, transformer, soft-start, protection circuit etc. — into a single, compact SOIC package. The result is an efficient and compact fully integrated solution that is easy to comply with EMI requirements and makes power-supply design as easy as

possible. Operating over an input voltage range of 4.5V to 5.5V, the CA-IS3105W provides a fixed output voltage of 3.3V, 3.7V, 5V or 5.4V set by pin SEL. Only output, input bypass capacitors, and a pull-up resistor for 3.7V or 5.4V outputs are needed to finish the design.


The CA-IS3105W device features a unique control scheme, which can quickly respond to load transient and accurately regulate the output voltage. The device is capable of delivering a load up to 650mW output power and offering soft-start, current limit, short-circuit protection and thermal shutdown protection features to better enhance the reliability of the system. The CA-IS3105W includes an enable input pin (EN). Connect the EN pin to the VINP input voltage or force this pin high to turn on the DC-DC converter. Force this pin low to disable the device and enter shutdown mode. In shutdown mode, the device stops switching operation with microampere standby supply current.

The CA-IS3105W is available in wide-body SOIC16 package and operates over -40°C to +125°C temperature range.

## Device Information

Part number	Package	Package size (NOM)
CA-IS3105W	SOIC16-WB(W)	10.30 mm × 7.50 mm

## Simplified Block Diagram



#### 4 Ordering Information

Table 4-1. Ordering Information

Part #	Input Voltage	Output Voltage	Output Power	Package
CA-IS3105W	4.5V to 5.5V	3.3V, 3.7V, 5V, 5.4V	650mW	SOIC16-WB(W)

## Table of Contents

<b>1</b>	<b>Features .....</b>	<b>1</b>	
<b>2</b>	<b>Applications .....</b>	<b>1</b>	
<b>3</b>	<b>General Description.....</b>	<b>1</b>	
<b>4</b>	<b>Ordering Information .....</b>	<b>2</b>	
<b>5</b>	<b>Revision history.....</b>	<b>3</b>	
<b>6</b>	<b>Pin Configuration and Description .....</b>	<b>4</b>	
<b>7</b>	<b>Specifications .....</b>	<b>5</b>	
7.1	Absolute Maximum Ratings <sup>1,2</sup> .....	5	
7.2	ESD Ratings.....	5	
7.3	Recommended Operating Conditions .....	5	
7.4	Thermal Information .....	5	
7.5	Power Ratings.....	5	
7.6	Insulation Specifications.....	6	
7.7	Safety-Related Certifications.....	6	
7.8	Electrical Characteristics .....	7	
7.9	MSL.....	7	
7.10	Typical Operating Characteristics.....	8	
<b>8</b>	<b>Detailed Description.....</b>	<b>13</b>	
8.1	Overview.....	13	
8.2	Output Voltage Selection .....	13	
8.3	Protection Functions.....	14	
8.3.1	UVLO and Soft-Start .....	14	
8.3.2	Overcurrent Protection .....	14	
8.3.3	Thermal Shutdown.....	14	
<b>9</b>	<b>Applications Information.....</b>	<b>14</b>	
9.1	Typical Application Circuit.....	14	
9.2	Input and Output Capacitors .....	15	
9.3	PCB Layout Guidelines .....	15	
<b>10</b>	<b>Package Information .....</b>	<b>16</b>	
<b>11</b>	<b>Soldering Temperature (reflow) Profile.....</b>	<b>17</b>	
<b>12</b>	<b>Tape and Reel Information .....</b>	<b>18</b>	
<b>13</b>	<b>Important statement .....</b>	<b>19</b>	

## 5 Revision history

Revision Number	Description	Revised date	Page Changed
Version 1.00	N/A		N/A
Version 1.01	Update the POD , update the tape reel information	2022.12.19	16, 18
Version 1.02	Update SEL Pin description for Viso setting	2023.09.18	7

## 6 Pin Configuration and Description




Figure 6-1. CA-IS3105W Top View

Table 6-1. CA-IS3105W Pin Description

Pin name	Pin number	Type	Description
EN	1	Input	Enable input, active-high. Force this pin high to enable the device. Force this pin low to disable the device and put the device into shutdown mode.
GNDP	2	GND	Primary side local ground.
VINP	3	Power	Primary side supply input. Bypass VINP to GNDP with both 0.1μF and 10μF capacitors as close to the device as possible.
NC <sup>1</sup>	4, 5, 6, 7, 8	-	No internal connection. These pins belong to primary side voltage domain. Connect them to GNDP externally.
GNDS	9, 15, 16	GND	Secondary side ground return connection for V <sub>iso</sub> .
NC <sup>1</sup>	10, 11, 12	-	No internal connection. These pins belong to isolated voltage domain. Connect them to GNDS externally.
SEL	13	Input	Output voltage V <sub>iso</sub> select pin: V <sub>iso</sub> = 5.0 V when SEL is shorted to VISO; V <sub>iso</sub> = 5.4 V when SEL is connected to VISO through a 100kΩ resistor; V <sub>iso</sub> = 3.3 V when SEL is shorted to GNDS; V <sub>iso</sub> = 3.7V when SEL is connected to GNDS through a 100kΩ resistor. Don't leave this pin open.
VISO	14	Power	Isolated supply voltage pin. Bypass VISO to GNDS with both 0.1μF and 10μF capacitors as close to the device as possible.

**Note:**

- These pins do not have internal connection. We recommend to connect them to the corresponding ground plane to improve the PCB heat dissipation.

## 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>1,2</sup>

Parameters		Minimum value	Maximum value	Unit
$V_{INP}$	Power supply voltage	-0.5	6.0	V
$V_{ISO}$	Isolated supply voltage	-0.5	6.0	V
EN	EN input voltage	-0.5	$V_{INP}+0.3^3$	V
SEL	SEL input voltage	-0.5	$V_{ISO}+0.3$	V
$T_J$	Junction temperature	-40	150	°C
$T_{STG}$	Storage temperature range	-65	150	°C

**Notes:**

- The stresses listed under "Absolute Maximum Ratings" are stress ratings only, not for functional operation condition. Exposure to absolute maximum rating conditions for extended periods may cause permanent damage to the device.
- All voltage values are with respect to the local ground (GNDP or GNDS) and are peak voltage values.
- Maximum voltage must not be exceed 6 V.

### 7.2 ESD Ratings

		Value	Unit
$V_{ESD}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>1</sup>	$\pm 3000$
		Charged device model (CDM), per JEDEC Specification JESD22-C101, all pins <sup>2</sup>	$\pm 2000$

**Notes:**

- Per JEDEC document JEP155, 500V HBM allows safe manufacturing of standard ESD control process.
- Per JEDEC document JEP157, 250V CDM allows safe manufacturing of standard ESD control process.

### 7.3 Recommended Operating Conditions

Parameters		Minimum value	Typical value	Maximum value	Unit
$V_{INP}$	Power supply voltage	4.5	5	5.5	V
$V_{EN}$	EN input voltage	0		5.5	V
$V_{ISO}$	Isolated supply voltage	0		5.7	V
$V_{SEL}$	SEL input voltage	0		5.7	V
$T_A$	Ambient Temperature	-40		125	°C
$T_J$	Junction temperature	-40		150	°C

### 7.4 Thermal Information

Thermal Metric	CA-IS3105W	Unit
	SOIC16-WB(W)	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	73.8 °C/W

### 7.5 Power Ratings

Parameters	Test Conditions	Minimum value	Typical value	Maximum value	Unit
$P_D$	$V_{INP} = 5.5V$ , $V_{ISO} = 5.4V$ , 130mA output current		1.27W	1.4	W

## 7.6 Insulation Specifications

Parameters	Test Conditions	Specifications	Unit
		W	
CLR External clearance	Shortest terminal-to-terminal distance through air	8	mm
CPG External creepage	Shortest terminal-to-terminal distance across the package surface	8	mm
DTI Distance through the insulation	Minimum internal gap (internal clearance)	21	μm
CTI Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>400	V
Material group	According to IEC 60664-1	I	
IEC 60664-1 over-voltage category	Rated mains voltage ≤ 300 V <sub>RMS</sub>	I-IV	
	Rated mains voltage ≤ 400 V <sub>RMS</sub>	I-IV	
	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-III	
<b>DIN V VDE V 0884-11:2017-01<sup>1</sup></b>			
V <sub>IORM</sub> Maximum repetitive peak isolation voltage	AC voltage (bipolar)	849	V <sub>PK</sub>
V <sub>IOWM</sub> Maximum operating isolation voltage	AC voltage; time-dependent dielectric breakdown (TDDB) test	600	V <sub>RMS</sub>
	DC voltage	849	V <sub>DC</sub>
V <sub>IOTM</sub> Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t=60 s (qualification); V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t=1 s (100% product test)	7070	V <sub>PK</sub>
V <sub>IOSM</sub> Maximum surge isolation voltage <sup>2</sup>	Test method per IEC 60065, 1.2/50 μs waveform, V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub> (production test)	6250	V <sub>PK</sub>
q <sub>pd</sub> Apparent charge <sup>3</sup>	Method a, after input/output safety tests subgroup 2/3, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60s; V <sub>pd(m)</sub> = 1.2 × V <sub>IORM</sub> , t <sub>m</sub> = 10s	≤5	pC
	Method a, after environmental tests subgroup 1, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60s; V <sub>pd(m)</sub> = 1.6 × V <sub>IORM</sub> , t <sub>m</sub> = 10s	≤5	
	Method b1, at routine test (100% production test) and preconditioning (sample test) V <sub>ini</sub> = 1.2 × V <sub>IOTM</sub> , t <sub>ini</sub> = 1s; V <sub>pd(m)</sub> = 1.875 × V <sub>IORM</sub> , t <sub>m</sub> = 1s	≤5	
C <sub>IO</sub> Barrier capacitance, input to output <sup>4</sup>	V <sub>IO</sub> = 0.4 × sin (2πft), f = 1 MHz	3.5	pF
R <sub>IO</sub> Isolation resistance , input to output <sup>4</sup>	V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	>10 <sup>12</sup>	Ω
	V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	>10 <sup>11</sup>	
	V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	>10 <sup>9</sup>	
Pollution degree		2	
<b>UL 1577</b>			
V <sub>ISO</sub> Maximum isolation voltage	V <sub>TEST</sub> = V <sub>ISO</sub> , t = 60 s (certified) V <sub>TEST</sub> = 1.2 × V <sub>ISO</sub> , t = 1 s (100% production test)	5000	V <sub>RMS</sub>
<b>Notes:</b>			
1. This coupler is suitable for “safe electrical insulation” only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.			
2. Devices are immersed in oil during surge characterization.			
3. The characterization charge is discharging charge (pd) caused by partial discharge.			
4. Capacitance and resistance are measured with all pins on field-side and logic-side tied together.			

## 7.7 Safety-Related Certifications

VDE (pending)	UL (pending)	CQC (pending)	TUV (pending)
Certified according to DIN V VDE V 0884- 11:2017-01	Certified according to UL 1577 Component Recognition Program	Certified according to GB4943.1- 20111	Certified according to EN61010-1:2010 (3rd Ed) and EN60950-1:2006/A2:2013

## 7.8 Electrical Characteristics

Over operating temperature range  $T_A = -40$  to  $125^\circ\text{C}$ ,  $V_{\text{INP}} = 4.5\text{V}$  to  $5.5\text{V}$ , SEL connected to  $V_{\text{ISO}}$ ,  $C_{V_{\text{INP}}} = C_{V_{\text{ISO}}} = 10\mu\text{F}$ , unless otherwise specified. All typical specs are at  $T_A = 25^\circ\text{C}$  and  $V_{\text{INP}} = 5\text{V}$ .







Parameters	Test Conditions	Minimum value	TYP	Maximum value	Unit
<b>Power Supply Input</b>					
$I_{V_{\text{INP}}\text{-SD}}$	$V_{\text{INP}}$ shutdown current EN = LOW, see Figure 7- 27	0.05	10		$\mu\text{A}$
$I_{V_{\text{INP}}\text{-O}}$	EN = HIGH, SEL connected to $V_{\text{ISO}}$ (5V output), see Figure 7- 28	8.4	20		$\text{mA}$
	EN = HIGH, SEL $100\text{k}\Omega$ to VISO (5.4Voutput)	8.8	20		$\text{mA}$
	EN = HIGH, SEL connected to GNDS (3.3V output)	7.3	20		$\text{mA}$
	EN = HIGH, SEL $100\text{k}\Omega$ to GNDS (3.7V output)	7.5	20		$\text{mA}$
$I_{V_{\text{INP}}\text{-SC}}$	DC current from $V_{\text{INP}}$ supply under short circuit on VISO	42	100		$\text{mA}$
$V_{\text{UVLO+}}$	Input undervoltage lockout rising threshold	2.6	3.0		$\text{V}$
$V_{\text{UVLO-}}$	Input undervoltage lockout falling threshold	2.1	2.3		$\text{V}$
$V_{\text{HYS(UVLO)}}$	Input undervoltage lockout hysteresis	0.3	0.6		$\text{V}$
<b>EN, SEL pins</b>					
$V_{\text{IH\_EN}}$	EN Input threshold, logic HIGH	2			$\text{V}$
$V_{\text{IL\_EN}}$	EN Input threshold, logic LOW			0.8	$\text{V}$
$I_{\text{EN}}$	$V_{\text{INP}} = 5\text{V}$ , $V_{\text{EN}} = 5\text{V}$	5	20		$\mu\text{A}$
<b>Isolated DC-DC Converter</b>					
$V_{\text{ISO}}$	Isolated output voltage SEL connected to $V_{\text{ISO}}$ (5V output), $I_{\text{ISO}} = 50\text{mA}$	4.65	5.0	5.35	$\text{V}$
	SEL $100\text{k}\Omega$ to VISO (5.4V output), $I_{\text{ISO}} = 50\text{mA}$	5.02	5.4	5.78	
	SEL connected to GNDS (3.3V output), $I_{\text{ISO}} = 50\text{mA}$	3.07	3.3	3.53	
	SEL $100\text{k}\Omega$ to GNDS (3.7V output), $I_{\text{ISO}} = 50\text{mA}$	3.44	3.7	3.96	
$V_{\text{ISO}(\text{RIP})}$	Voltage ripple on isolated supply output (pk-pk) 20MHz bandwidth, SEL short to VISO (5V output), $I_{\text{ISO}} = 100\text{mA}$ , see Figure 7- 9	65	100		$\text{mV}$
	20MHz bandwidth, SEL short to GNDS (3.3V output), $I_{\text{ISO}} = 100\text{mA}$ , see Figure 7- 11	55	100		
$V_{\text{ISO}(\text{LINE})}$	Line regulation SEL short to VISO (5V output), $I_{\text{ISO}} = 50\text{mA}$ , $V_{\text{INP}} = 4.5\text{V}$ to $5.5\text{V}$ , see Figure 7- 21	2	5		$\text{mV/V}$
	SEL short to GNDS (3.3V output), $I_{\text{ISO}} = 50\text{mA}$ , $V_{\text{INP}} = 4.5\text{V}$ to $5.5\text{V}$ , see Figure 7- 23	2	5		
$V_{\text{ISO}(\text{LOAD})}$	Load regulation SEL short to VISO (5V output), $I_{\text{ISO}} = 0$ to $130\text{mA}$ , see Figure 7- 17	1%	2%		
	SEL short to GNDS (3.3V output), $I_{\text{ISO}} = 0$ to $130\text{mA}$ , see Figure 7- 19	1%	2%		
$\text{EFF}$	Efficiency@maximum load current $I_{\text{ISO}} = 130\text{ mA}$ , $C_{\text{LOAD}} = 0.1\mu\text{F}    10\mu\text{F}$ ; $V_{\text{ISO}}=5\text{V}$ , see Figure 7- 25, Figure 7- 26	55%			
	$I_{\text{ISO}} = 130\text{ mA}$ , $C_{\text{LOAD}} = 0.1\mu\text{F}    10\mu\text{F}$ ; $V_{\text{ISO}}=3.3\text{V}$ , see Figure 7- 25, Figure 7- 26	48%			
CMTI	Common-mode transient immunity Slew Rate of GNDP versus GNDS, $V_{\text{CM}}=1200\text{V}_{\text{RMS}}$	$\pm 100$	$\pm 150$		$\text{kV}/\mu\text{s}$
$V_{\text{ISO}}$ ripple voltage (peak to peak)	10% to 90% load step with 5A/us slew-rate; see Figure 7- 13, Figure 7- 14, Figure 7- 15, Figure 7- 16	80	100		$\text{mV}$
Transient Output Power (overload)	$V_{\text{INP}} = 5\text{V}$ , $V_{\text{ISO}} = 5.4\text{V}$	1			$\text{W}$

## 7.9 MSL

Parameters	Standard	Level
MSL	IPC/JEDEC J-STD-020D.1	MSL 3

## 7.10 Typical Operating Characteristics

## Soft-Start and Output Short-Circuit Protection

Figure 7-1. Soft start at  $I_{SO} = 130\text{mA}$ ,  $V_{INP} = 5\text{V}$ ,  $V_{ISO} = 5\text{V}$ Figure 7-2. Soft start at  $I_{SO} = 130\text{mA}$ ,  $V_{INP} = 5\text{V}$ ,  $V_{ISO} = 5.4\text{V}$ Figure 7-3. Soft start at  $I_{SO} = 130\text{mA}$ ,  $V_{INP} = 5\text{V}$ ,  $V_{ISO} = 3.3\text{V}$ Figure 7-4. Soft start at  $I_{SO} = 130\text{mA}$ ,  $V_{INP} = 5\text{V}$ ,  $V_{ISO} = 3.7\text{V}$ Figure 7-5.  $V_{INP} = 5\text{V}$ ,  $V_{ISO} = 5\text{V}$ , output short to GND and recover to  $I_{SO} = 130\text{mA}$ Figure 7-6. Startup at  $V_{INP} = 5\text{V}$ ,  $V_{ISO} = 5.4\text{V}$ , output short to GND and recover to  $I_{SO} = 130\text{mA}$




Figure 7- 7.  $V_{INP} = 5V$ ,  $V_{ISO} = 3.3V$ , output short to GND and recover to  $I_{ISO} = 130mA$




Figure 7- 8.  $V_{INP} = 5V$ ,  $V_{ISO} = 3.7V$ , output short to GND and recover to  $I_{ISO} = 130mA$

#### $V_{ISO}$ Ripple and Load Transient Response




Figure 7- 9.  $V_{INP} = 5V$ ,  $V_{ISO} = 5V$ ,  $I_{ISO} = 130mA$ ;  
 $V_{ISO}$  ripple voltage(peak to peak) : 64mV




Figure7- 10  $V_{INP} = 5V$ ,  $V_{ISO} = 5.4V$ ,  $I_{ISO} = 130mA$ ;  
 $V_{ISO}$  ripple voltage(peak to peak) : 69mV




Figure 7- 11.  $V_{INP} = 5V$ ,  $V_{ISO} = 3.3V$ ,  $I_{ISO} = 130mA$ ;  
 $V_{ISO}$  ripple voltage(peak to peak): 63mV










Figure 7- 12.  $V_{INP} = 5V$ ,  $V_{ISO} = 3.7V$ ,  $I_{ISO} = 130mA$ ;  
 $V_{ISO}$  ripple voltage(peak to peak): 76mV



### Load Regulation and Line Regulation

Figure 7-17.  $V_{ISO}$  Load Regulation;  $V_{INP} = 5V$ ,  $V_{ISO} = 5V$ Figure 7-18.  $V_{ISO}$  Load Regulation;  $V_{INP} = 5V$ ,  $V_{ISO} = 5.4V$




Figure 7-19. V<sub>ISO</sub> Load Regulation; V<sub>INP</sub> = 5V, V<sub>ISO</sub> = 3.3V




Figure 7-20. V<sub>ISO</sub> Load Regulation; V<sub>INP</sub> = 5V, V<sub>ISO</sub> = 3.7V




Figure 7-21. V<sub>ISO</sub> Line Regulation; V<sub>INP</sub> = 4.5V to 5V, V<sub>ISO</sub> = 5V




Figure 7-22. V<sub>ISO</sub> Line Regulation; V<sub>INP</sub> = 4.5V to 5V, V<sub>ISO</sub> = 5.4V




Figure 7-23. V<sub>ISO</sub> Line Regulation; V<sub>INP</sub> = 4.5V to 5V, V<sub>ISO</sub> = 3.3V




Figure 7-24. V<sub>ISO</sub> Line Regulation; V<sub>INP</sub> = 4.5V to 5V, V<sub>ISO</sub> = 3.7V

## Power Supply Efficiency vs. Load Current




Figure 7- 25. Power Supply Efficiency vs. Load Current

$V_{INP} = 5V, V_{ISO} = 5V; V_{INP} = 5V, V_{ISO} = 5.4V;$   
 $V_{INP} = 5V, V_{ISO} = 3.3V; V_{INP} = 5V, V_{ISO} = 3.7V$







Figure 7- 26. Power Supply Efficiency vs. Temperature

$V_{INP} = 5V, V_{ISO} = 5V; V_{INP} = 5V, V_{ISO} = 5.4V;$   
 $V_{INP} = 5V, V_{ISO} = 3.3V; V_{INP} = 5V, V_{ISO} = 3.7V$

## Quiescent Current and Shutdown Current

Figure 7- 27. Shutdown Current vs. Input voltage;  
 $V_{INP} = 4.5V$  to  $5.5V$ , EN connected to GNDPFigure 7- 28. Quiescent Current vs. Input Voltage  
 $V_{INP} = 4.5V$  to  $5.5V$ ,  $V_{ISO} = 5V$ , EN connected to VINP

## Maximum Output Current vs. Temperature

Figure 7- 29. Maximum  $V_{ISO}$  Output Current vs. Temperature ,  
 $V_{INP} = 4.5V$  to  $5.5V$

## 8 Detailed Description

### 8.1 Overview

The CA-IS3105W is a complete isolated DC-DC converter designed to provide isolated power with up to 650mW output power across a 5kV<sub>RMS</sub> isolation barrier. The device operates over 4.5V to 5.5V input voltage range and uses a proprietary control mechanisms. The input supply  $V_{INP}$  is provided to the primary power controller that switches the power stage connected to the integrated transformer. Power is transferred to the secondary side and regulated to a fixed output voltage set by the SEL pin. The soft-start feature allows to reduce input inrush current and avoid output overshoot. The device also incorporates an output enable (EN) control and undervoltage lockout function that allows the user to turn on the part at the desired input-voltage level. Figure 8-1 shows the CA-IS3105W's functional block diagrams. Connect the EN pin to  $V_{INP}$  or force this pin high to turn on the DC-DC converter. Force this pin low to disable the device and enter low-current shutdown mode. This device offers a ready-made, reliable, easy-to-use solution and allows users save PCB space and reduce design time for the popular 5V, 3.3V power supply systems.

The device is provided with a robust overcurrent protection scheme that protects the device under overload and output short-circuit conditions. A cycle-by-cycle peak current limit turns off the switching operation and triggers a hiccup mode. Once the hiccup timeout period expires, soft-start is attempted again. Hiccup mode operation ensures low power dissipation under output short-circuit conditions.




Figure 8-1. Functional Block Diagrams

### 8.2 Output Voltage Selection

At startup, the CA-IS3105W monitors the state of pin SEL after applying  $V_{INP}$  supply voltage above the UVLO rising threshold or enabling via the EN pin, to detect the desired regulation voltage level for the  $V_{ISO}$  output. After this initial monitoring, the SEL pin no longer affects the  $V_{ISO}$  output level. In order to change the output level, either the EN pin must be toggled or the  $V_{INP}$  power supply must be cycled off and back on. See Table 8-1 for the output voltage selection.

Table 8-1.  $V_{ISO}$  Output Voltage Selection

EN	SEL	$V_{ISO}$
High	Sorted to $V_{ISO}$	5V
High	100kΩ to $V_{ISO}$	5.4V
High	Shorted to GNDS	3.3V
High	100kΩ to GNDS	3.7V
High	OPEN	Unsupported
Low	X	0V

## 8.3 Protection Functions

### 8.3.1 UVLO and Soft-Start

The CA-IS3105W has an undervoltage lockout (UVLO) on the  $V_{INP}$  power supply. Upon power-up, while the  $V_{INP}$  voltage is below the threshold voltage  $V_{UVLO+}$ (2.6V, typ.) the primary side transformer driver is disabled, and  $V_{ISO}$  output is off. The output powers up once the threshold is met. This allows the user to turn on the part at stable input-voltage level.

For many applications, it is necessary to minimize the inrush current at start-up. The CA-IS3105W built-in soft-start circuit significantly reduces the start-up current spike and output voltage overshoot. Once input power supply is applied at  $V_{INP}$  pin, the internal soft-start circuit will control the power delivered to the output gradually increase, allowing for a graceful turn-on ramp.

### 8.3.2 Overcurrent Protection

The CA-IS3105W is provided with an over-current protection scheme that protects the device under overload and output short-circuit conditions. A cycle-by-cycle peak current limit turns off the switching operation and triggers a hiccup mode whenever the switch current exceeds the internal current limit. Once the hiccup timeout period expires, soft-start is attempted again. The hiccup condition is cleared when the over-current is removed.

### 8.3.3 Thermal Shutdown

Thermal-shutdown protection limits total power dissipation in the device. When the junction temperature of the device exceeds  $T_{SD}$ , an on-chip thermal sensor shuts down the device, allowing the device to cool. The thermal sensor turns the device on again after the junction temperature cools and junction temperature drops to normal operation temperature range of the device.

## 9 Applications Information

### 9.1 Typical Application Circuit

The CA-IS3105W is high-integration isolated power supply solution. Included in the package are the switching controller, power switches, transformer, and all support components. Only output and input bypass capacitors are needed to finish the design. For the applications with LDO post regulator, it may need a single 100k $\Omega$  external resistor to set the output level to 3.7V or 5.4V, see Figure 9-1 typical application circuit.




Figure 9-1. CA-IS3105W Typical Application Circuit

## 9.2 Input and Output Capacitors

The input capacitors (between VINP and GNDP) are required to reduce the peak current drawn from input power source and reduce the switching noise, increase efficiency. For the input capacitors, choose the ceramic capacitor because they have the lowest equivalent series resistance (ESR), smallest size, and lowest cost. For most applications, we recommend to use at least 0.1 $\mu$ F and 10 $\mu$ F ceramic capacitors with X5R or X7R temperature characteristic. When operating at a V<sub>INP</sub> voltage close to the UVLO threshold, more input capacitance may be required to keep the input voltage ripple from tripping the UVLO protection.

The output capacitors between VISO and GNDS are required as well to keep the output voltage ripple small and to ensure loop stability. These bypass capacitors must have low impedance at the switching frequency. Ceramic capacitors are recommended due to their small size and low ESR. Make sure the capacitor does not degrade its capacitance significantly over temperature and DC bias. It is recommended to have at least 10 $\mu$ F of effective capacitance at output.

## 9.3 PCB Layout Guidelines

High switching frequencies and large peak currents make PCB layout a very important part of the DC-DC converter design. Good PCB design minimizes excessive electromagnetic interference (EMI) and voltage gradients in the ground plane to avoid instability and regulation errors. Even with the high level of integration, like CA-IS3105W, users may fail to achieve specified operation with a haphazard or poor layout. So careful PCB layout is critical to achieve clean and stable operation, and ensure that the grounding and heat sinking are acceptable.

Place the input capacitors, output capacitors, and the CA-IS3105W IC on the same PCB layer. Place decoupling capacitors as close as possible to the CA-IS3105W device pins, see Figure 9-2 recommended components placement for the PCB layout. The paths must be wide and short to minimize inductance, also any via holes must be avoided on these paths. Connect all of the ground (GNDP, GNDS) connections to as large a copper pour or plane area as possible for best heat-sinking. Also, we recommend grounding the NC pins to their respective ground planes to provide larger continuous ground planes and thermal mass for heat-sinking. To ensure isolation performance between the primary side and secondary side, on the top layer and bottom layer keep the space under the CA-IS3105W device free from traces, vias, and pads to maintain maximum creepage distance ( $\geq 8\text{mm}$ ).






Figure 9-2. Recommended Bypass Capacitors Placement

## 10 Package Information


The following figure illustrates the size drawing and recommended pad size of SOIC16-WB wide-body package for the CA-IS3105W isolated DC-DC converter. All dimensions are in millimeters.




TOP VIEW



RECOMMENDED LAND PATTERN



FRONT VIEW



LEFT SIDE VIEW

## 11 Soldering Temperature (reflow) Profile





Figure11- 1 Soldering Temperature (reflow) Profile


Table 11- 1 Soldering Temperature Parameter

Profile Feature	Pb-Free Assembly
Average ramp-up rate(217 °C to Peak)	3°C/second max
Time of Preheat temp(from 150 °C to 200 °C)	60-120 second
Time to be maintained above 217 °C	60-150 second
Peak temperature	260 +5/-0 °C
Time within 5 °C of actual peak temp	30 second
Ramp-down rate	6 °C/second max.
Time from 25°C to peak temp	8 minutes max

## 12 Tape and Reel Information



## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA-IS3105W	SOIC	W	16	1000	330	16.4	10.9	10.7	3.2	12.0	16.0	Q1

### 13 Important statement

The above information is for reference only and used for helping Chipanalog customers with design, research and development. Chipanalog reserves the rights to change the above information due to technological innovation without advance notice.

All Chipanalog products pass ex-factory test. As for specific practical applications, customers need to be responsible for evaluating and determining whether the products are applicable or not by themselves. Chipanalog's authorization for customers to use the resources are only limited to development of the related applications of the Chipanalog products. In addition to this, the resources cannot be copied or shown, and Chipanalog is not responsible for any claims, compensations, costs, losses, liabilities and the like arising from the use of the resources.

### Trademark information

Chipanalog Inc.<sup>®</sup> and Chipanalog<sup>®</sup> are registered trademarks of Chipanalog.



<http://www.chipanalog.com>