

Four-channel differential line driver

Chip description

GC26L32S is a low-voltage 5V four- ● channel differential line receiving ● chip that can receive differential ● balanced and unbalanced digital data. • The enable control terminal can simu-Itaneously control the four channels of reception, where G is valid at high level and GN is valid at low level. When the input is open, the output is high level.

GC26L32S Use SOP16 packaging.

Chip application

- Automotive applications
- factory automation
- ATMs and banknote counters
- AC and servo motor drive

Chip features


- Complies with ANSI TIA/EIA-422-B and ITU V1.0 and V1.11 requirements
- Common input range: $\pm 7V$
- Input sensitivity: positive and negative 200mV
- Input hysteresis: 50mV
- 5V single power supply
- Low power Schottky circuit
- three-state output
- Complementary enables input control
- Minimum 12K input impedance

117
lille

Product name	Package	Description
GG2(I 22G	GOD016	10*3. 9mm
GC26L32S	SOP816	e=1.27

Packaging instructions

Per plate	Per box	Per case
4K	8K	64K



Pin description

Pin number	Name of the tube	I/O	Description of the tubes and feet
1	1B	I	First channel receiver B input
2	1A	I	First channel receiver A input
3	1Z	О	First channel receiver output
4	G	I	Enable control (high level active)
5	2Y	О	Output of the second channel rec- eiver
6	2A	I	Second channel receiver A input
7	2B	I	Second channel receiver B input
8	GND		The earth
9	3B	I	Third channel receiver B input
10	3A	I	Third channel receiver A input
11	3Z	О	Output of third channel receiver
12	GN	I	Reverse enable control (low level active)
13	4Y	О	Fourth channel receiver output
14	4A	I	Fourth channel receiver A input
15	4B	I	Fourth channel receiver B input
16	VCC		Source

Internal block diagram






Figure 1 GC26L32S Internal block diagram Extreme parameters (T = 25 in general without other special notes)

Parameter	Symbol	Parameter range	Uni t
Working voltage	VCC	-0.3~7	V
Differential termi- nal input voltage range		±25	V
Control the input voltage range			
Working temperature	Тор	-40~100	°C
Junction temperature	Tjmax	-40~150	°C
Storage temperature	Tstg	-60~150	°C
Electrostatic prot- ection (human body mode)	ESD	±1000	V

Recommended working environment: (no other description, T=25)

Para mete r	Symbol	Test con- dition	Least value	Representative value	Crest value	Uni t
S o u r c e	VCC		4.75	5	5.25	V
Input high Ievel	VIH		2			V
Enter low level	VIL				0.8	V
Common-mode input voltage	VIC				±7	V
High Level ou- tput current	ЮН				-440	u A
Low level out- put current	IOL				+8	m A
Working tem- perature	Ta		-40		100	°C




Electrical parameters (T=25, VCC=5V in general without other special notes)

Dom						
Par ame	Symbol	Test con-	Least	Representative	Crest	Un
ter	- Jiiiboi	di ti on	value	val ue	val ue	it
The rising edge		110 211				
is input thres-	VIT+	VO = 2V			0.2	V
hold voltage		IOH =-440 uA				
The voltage th-						
reshold is dec-	VIT+	VO = 0.45V,	-0.2			V
reased along the	VII	IOL =8mA	-0.2			
i nput						
Input hysteresis	Vhys			50		m
vol tage	J					V
Enable the input	VIK	VCC=4.75V,			-1.5	V
clamp voltage	VIIX	II=-18mA			-1.5	
		VCC=4.75V,				
High Level out-	VOII	VID=1V,VI (2.5			v
put voltage	VOH	G)=0.8V, IOH=-	2.5			
		440uA				
		VCC=4.75V,				
Low level output	VOL	VID=-1V, VI			0.5	V
vol tage		G)=0.8V				
		VCC=5.25V,				u
Three state ou-		VO=2.4V			20	A
tput current	IOZ	VCC=5.25V,				u
		VO=0.4V			-20	A
		VI = 15V,				
		other inputs				
		from			1.2	m
		-10V			1.2	A
		to				
Line input	II	15V				
current	11	VI = -15V,				
		other inputs				
		from			-1.7	m
		-15V				A
		to				
		10V				
		I				
Enable high le-		=				
vel input curr-	IIH	2			20	u
ent		.7				A
		V				
Enable low level		V				m
input current	IIL	I			-0.36	A
1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		=				

		0 .4 V				
Input re- sistance	ri	VIC= -15V to 15V, other input AC to ground	12	15		K Ω
Output short circuit current	Ios	VC C= 5.25 V	-15		-85	m A
Source current	Icc	Turn off the output		52	70	m A
		Switching char	acteri s	tic		'
Low level to high level tra- nsmission delay	tPLH			27	50	n s
High level to low level tran- smission delay	tPHL			20	50	n s
Output to high level enable time	tPZH			30	45	n s
Output to low level enable time	tPZL			37	50	n s
Output high le- vel turn-off time	tPHZ			35	45	n s
Output from low level turn-off time	tPLZ			32	40	n s


time test circuit




Version V1.0

Page 4 of 8






tPLH and tPHL test waveforms



tPHZ and tPZH test waveforms



tPLZ and tPZL, test waveform

functional description

GC26L32S The differential bus receiver chip is a monolithic integrated circuit designed for one-way data communication and transmission



ANSI standard EIA/TIA-422-B and ITU, recommended V.11. It features four tristate differential line receivers that can operate on a single 5-volt power supply. This device allows low-power or low-voltage MCUs to connect heavy machinery, subsystems, and other equipment over long wires up to 1000 meters, providing reliable and easy-to-use connections for any design.


Enable control

GC26L32S It is controlled by the G and GN input interfaces, and its control truth table is as follows:

Differential input	Ena	ble	Output
A-B	G	GN	Y
VID ≥ VIT+	Н	X	Н
VID ≥ VII T	X	L	Н
VIT− ≤ VID ≤ VIT+	Н	X	?
VII-S VID S VII+	X	L	?
VID ≤ VIT-	Н	X	L
VID S VII-	X	L	L
X	L	Н	Z
Open a way	Н	X	Н
Open a way	X	L	Н










Encapsulate the shape diagram

SOP16 UNIT: mm



Symbol	Dimensions I	n Millimeters	Dimensions	s In Inches
	Min	Max	Min	Max
A	1. 350	1. 750	0.053	0.069
A1	0. 100	0. 250	0.004	0.010
A2	1. 350	1. 550	0.053	0.061
b	0. 330	0. 510	0.013	0.020
С	0.170	0. 250	0.007	0.010
D	9.800	10. 200	0. 386	0.402
E	3. 800	4. 000	0. 150	0. 157
E1	5. 800	6. 200	0. 228	0. 244
е	1. 27	0 (BSC)	0.05	O (BSC)
L	0.400	1. 270	0.016	0.050
θ	0°	8°	0°	8°