

characteristic:

- > Fully compatible with the "ISO 11898" standard;
- Comply with AEC-Q100 requirements;
- ➤ Built-in over temperature protection;
- Overcurrent protection function;
- Visible timeout function;
- \triangleright Low current standby mode with bus wake-up function (typical value 5 μ A);
- > The unpowered node does not interfere with the bus;
- > At least allow 110 nodes to connect to the bus;
- ➤ High speed CAN, transmission rate can reach 1 Mbps;
- ➤ High electromagnetic interference resistance;
- ➤ Provide HVSON8 / DFN3*3-8, small form factor, pinless package.

Typi cal product appearance:



Provide green and Lead-free packaging

descripti on

SIT1040Q is an interface chip applied between CAN protocol controller and physical bus. It can be used in truck, bus, car, industrial control and other fields. The rate can reach 1Mbps, and it has the ability to transmit differential signal between bus and CAN protocol controller.

			I		
Parameter	Symbol	Test condition	Minimum	Maxi mum	Uni t
Service voltage	V_{cc}		4.75	5.25	V
Peak transfer rate	1/t _{bit}	Non-zero code	1		Mbaud
CANH、CANL Input and output volt- age	V_{can}		-40	+40	V
Total line differential voltage	V_{diff}		1.5	3.0	V
Ambient temperature	T_{amb}		-40	125	°C
ESD ability	V_{esd}	Human model (HBM)	±8		KV

TXD CONTRACT CANH


Pin distribution diagram

		ANL PLIT	
PEC V1.0.2020.06	1 / 13		yww sitcores com

Pin definition

Pin number	Pin name	Pin function
1	TXD	Data input end of transmitter
2	GND	The earth
3	VCC	Power Supply Voltage
4	RXD	Receiver data output end
5	SPLIT	Common mode stable output
6	CANL	Low potential CAN voltage input/output terminals
7	CANH	High potential CAN voltage input/output terminal
8	STB	High speed and standby mode selection, low level is high speed

Note: DFN3*3-8/HVSON8 package, the back pad is connected to the GDN pin of the chip. If better heat dissipation performance is required, the back pad can be connected to the appropriate "ground" of the PCB board.



SIT10400 Internal block diagram



absolute rating

Parameter	Symbol	Big or small	Uni t
Supply voltage	V_{CC}	-0.3~+6	V
MCU, side port	TXD, RXD, STB	-0.3~VCC+0.3	V
Total line-side port voltage	CANL, CANH, SPLIT	-40~40	V
6, The transient voltage of pin 7 is shown in Figure 7	$ m V_{tr}$	-200~+200	V
Storage operating temperature range		-55~150	°C
Ambient temperature		-40~125	°C
Welding temperature range		300	°C

The maximum limit parameter value is the value beyond which the device may suffer irrecoverable damage. Under these conditions, it is not conducive to the normal operation of the device. Continuous operation of the device at the maximum allowable rating may affect the reliability of the device. All voltage reference points are ground.

DC characteristics of the total signal transmitter

Parameter	Symbol	Test condition	Mi ni mum	Typi cal case	Maxi mum	Uni t
CANH output volt- age (visible)	$V_{\mathrm{OH(D)}}$	VI=0V, STB=0V, RL=60 , Figure	2.9	3.4	4.5	V
CANL Output Volt- age (Visible)	V _{OL(D)}	1 and Figure 2	0.8		1.5	V
Total output vol- tage (latent)	$V_{O(R)}$	VI=3V, STB=0V, RL=60 , Figure 1 and Figure 2	2	2.5	3	V
The total signal output is a differential voltage (dominance)	$V_{\mathrm{OD(D)}}$	VI=0V, STB=0V, RL=60 , Figure 1 and Figure 2	1.5		3	V
Total line diffe- rential output	$V_{\mathrm{OD(R)}}$	VI=3V, S=0V, Figure 1, Fig- ure 2	-0.012		0.012	V
vol tage (covert gender)		VI=3V, STB=0V, NO LOAD	-0. 5		0.05	V
Output voltage symmetry	V _{TXsym}	$V_{TXsym} = V_{CANH} + V_{CANL}$	$0.9V_{CC}$		1.1V _{CC}	V
Common-mode output voltage	V _{OC}	STB=0V, graph 8	2	2.5	3	V
The difference	$\triangle V_{OC}$			30		mV

between the domi-			
nant and recessive			
common mode output			
vol tages			

REC V1.0 2020.06 3 / 13 www.sitcores.com



		CANH=-12V,				
		CANL=open, gr-	-105	-40		mA
		aph 11				
		CANH=12V,				
		CANL=open, gr-		0.36	1	
Short circuit ou-	T	aph 11				
tput current	I_{OS}	CANL=-12V,				
		CANH=open, gr-	-1	0.5		
		aph 11				
		CANL=12V,				
		CANH=open, gr-		40	105	
		aph 11				
Hidden output cu-	u- ,	-27V <canh<32v< td=""><td>2.0</td><td></td><td>2.5</td><td></td></canh<32v<>	2.0		2.5	
rrent	$I_{O(R)}$	0 <vcc<5.25v< td=""><td>-2.0</td><td></td><td>2.5</td><td>mA</td></vcc<5.25v<>	-2.0		2.5	mA

(If no other description is given, VCC=5V \pm 5%, Temp=TMIN~TMAX, typical value in VCC=+5V, Temp = 25)

General transmitter switch characteristics

Parameter	Symbol	Test condition	Mi ni mum	Typi cal case	Maxi mum	Uni t
Propagation delay (low to high)	tPLH	STB=0V, graph 4	25	90	150	ns
Propagation delay (high to low)	tPHL		20	45	90	ns
Differential out- put rise time	tr			80		ns
Differential out- put delay time	tf			50		ns
From the listening mode to the explicit enable time	$t_{ m EN}$	Graph 7			10	μs
Visible timeout time	t _{dom}	Graph 10	300	450	700	μs
Total sleep wake time	$t_{ m BUS}$		0.7		5	μs

(If no other description is given, VCC= $5V \pm 5\%$, Temp = TMIN~TMAX, typical value is VCC = +5V, Temp = 25)

DC characteristics of the total signal receiver

Parameter	Symbol	Test condition	Mi ni mum	Typi cal case	Maxi mum	Uni t
Enter the thresh- old	V_{IT+}	STB=0V, graph 5		750	900	mV
Negative input threshold	V _{IT-}		500	650		
Comparator thres-	V _{HYS}		80	100		

hold hysteresis interval					
High Level output voltage	V _{OH}	IO=-2mA, graph 6	4	4.6	V

REC V1.0 2020.06 4 / 13 www.sitcores.com



Low level output voltage	V _{OL}	IO=2mA, graph 6		0.2	0.4	V
Bus input current		CANH or				
drops when power	I _(OFF)	CANL=5V,			5	μΑ
is lost		Other pin=0V				
CANH and CANL are						
input capacitors	C_{I}			18		pF
to the ground						
CANH, CANL diffe-						
rential input ca-	C_{ID}			10		pF
paci tors						
CANH, CANL, input	R_{IN}		15	32	45	ΚΩ
resistance	IVIN	TXD=3V,	13	32	15	132
CANH, CANL diffe-		STB=0V				
rential input re-	R_{ID}	SID-01	30		90	ΚΩ
sistance						
RI (CANH) and RIN	RI _{match}	CANH=CANL	-3%		3%	
(CANL) mismatch	maten		2,0		2,0	
Common-mode volt-	V _{COM}		-12		12	V
age range	▼ COM		-12		12	•

(If no other description is given, VCC=5V \pm 5%, Temp=TMIN~TMAX, typical value in VCC=+5V, Temp = 25)

Total line receiver switch characteristics

Paramete r	Symbo I	Test condi- tion	Mi ni mum	Typi cal case	Maxi mum	Uni t
Propagation delay	tPL	STB=OVorVCC,	60	100	140	n
(low to high)	Н	graph 6	00	100	140	S
Propagation delay	tPH		45	70	100	n
(high to low)	L		43	70	100	S
RXD signal rise	tr			8		n
time	u			o		S
RXD signal fall	tf			8		n
time	t1		8		S	

(If no other description is given, VCC=5V \pm 5%, Temp=TMIN~TMAX, typical value in VCC=+5V, Temp = 25)

Device switching characteristics

Parameter	Symbol	Test condition	Mi ni mum	Typi cal case	Maxi mum	Uni t
Loop delay 1, dr-						
iver input to re-		STD OV group				
ceiver output,	Td(LOOP1)	STB=0V, graph 9	90		230	ns
implicit to expl-		9				
icit						
Loop delay 2, dr-	T4(LOOD2)		00		220	
iver input to re-	Td(LOOP2)		90		230	ns

ceiver output,			
explicit to impl-			
icit			

(If no other description is given, VCC=5V \pm 5%, Temp=TMIN~TMAX, typical value in VCC=+5V, Temp = 25)

REC V1.0 2020.06

5 / 13

www.sitcores.com



Over temperature protection

Parameter	Symbol	Test condition	Mi ni mum	Typi cal case	Maxi mum	Uni t	
Overtemperature shutdown	Tj(sd)			160		°C	

TXD pin characteristics

Parameter	Symbol	Test condition	Mi ni mum	Typi cal case	Maxi mum	Uni t
TXD port high le- vel input current	I _{IH} (TXD)	VI=VCC	-2		2	μА
TXD port low level input current	$I_{IL}(TXD)$	VI=0	-50		-10	μА
The current of TXD when VCC=OV	I _O (off)	VCC=0V, TXD=5V			1	μА
Enter the upper limit of high vo- ltage	V_{IH}		2		VCC+0.3	V
Enter the upper limit of low level	V _{IL}		-0.3		0.8	V
TXD port is susp- ended voltage	TXDo			Н		logic

(If no other description is given, VCC=5V \pm 5%, Temp=TMIN \sim TMAX, typical value in VCC=+5V, Temp = 25)

SPLIT Pin characterist-

Param eter	Symbol	Test con- dition	Mi ni mum	Typi cal case	Maxi mum	Uni t
SPLIT Output voltage	Vo	-500uA <i<sub>o <500uA</i<sub>	0.3V _{CC}		0.7V _{CC}	V
Leakage current	$I_{O(stb)}$	STB= 2V, -12V <v<sub>0 <12V</v<sub>	-5		5	μΑ

(If no other description is given, VCC=5V \pm 5%, Temp=TMIN~TMAX, typical value is VCC=+5V, Temp = 25)

 $\hbox{supply current}\\$

Parameter	Symbol	Test condition	Mi ni mum	Typi cal case	Maxi mum	Uni t
Standby power co-	T	STB=VCC,		5	12	4
nsumption	I_{CC}	$V_I = VCC$		5	12	μΑ



Visible power co- nsumption	V_{I} =0V, STB=0V, LOAD=60 Ω	38	70	mA
Hidden power consumption	V _I =VCC, STB=0V, NO LOAD	3.6	10	mA

(If no other description is given, VCC=5V \pm 5%, Temp=TMIN~TMAX, typical value is VCC=+5V, Temp = 25)



Table 1 CAN transceiver truth table

$\mathbf{v}_{\mathbf{cc}}$	TXD ⁽¹⁾	STB ⁽¹⁾	CANH ⁽¹⁾	CANL ⁽¹⁾	BUS STATE	$\mathbf{RXD}^{(1)}$
4.5V~5.5V	L	L	Н	L	Domi nance	L
4.5V~5.5V	H (or flo- ating)	X	0.5V _{CC}	0.5V _{CC}	Covert ge- nder	Н
4.5V~5.5V	X	H (or fl- oating)	0.5V _{CC}	0.5V _{CC}	Covert ge- nder	Н
0 <v<sub>CC<4.5V</v<sub>	X	X	$0V < V_{CANH} < V_{CC}$	0V <v<sub>CANL<v<sub>CC</v<sub></v<sub>	Covert ge- nder	X

(1) H= high level; L= low level; X= indifferent

Table 2 Driver Function Table

INP	INPUTS		OUTPUTS	
$\mathbf{TXD}^{(1)}$	STB ⁽¹⁾	CANH ⁽¹⁾	$\mathbf{CAL}^{(1)}$	- Bus State
L	L	Н	L	Dominate (dom- inant)
H (or floating)	X	Z	Z	Recessive (la- tent)
X	H (or floating)	Z	Z	Recessive (la- tent)

(1) H= high level; L= low level; Z= high resistance; X= not concerned

Table 3 Receiver function table

V _{ID} =CANH-CANL	$\mathbf{RXD}^{(1)}$	Bus State ⁽¹⁾
V _{ID} ≥0.9V	L	Dominate (dominant)
0.5< V _{ID} <0.9V	?	?
V _{ID} ≤0.5V	Н	Recessive (latent)
Open	Н	Recessive (latent)

(1) H= high level; L= low level;? = uncertain

test circuit




Figure 1 Definition of driver voltage and current test




Figure 2 Bus logic voltage definition




Figure 3 Driver VOD test circuit




Figure 4 Driver test circuit and voltage waveform





Figure 5 Receiver voltage and current definition



- A. Characteristics of input pulse generator: PRR<=125KHz, 50% duty cycle, tr<6ns, tf<6 ns, Zo=50
- B, CL includes the instrument and fixed capacitor, and the error is within 20%.

Figure 6 Receiver test circuit and voltage waveform





Figure 7 tEN test circuit and voltage waveform



Note: VI from 0 to VCC, input pulse generator characteristics: PRR<=125KHz, 50% duty cycle, tr<6ns, tf<6ns, Zo=50

Figure 8 Common-mode output voltage test and waveform




Figure 9 t (LOOP) test circuit and waveform




Figure 10 Explicit timeout test circuit and waveform




Figure 11 Circuit and waveform of short circuit current test for the driver



expl ai n

1 resume

SIT10400 is an interface chip applied between CAN protocol controller and physical bus, which can be used in truck, bus, car, industrial control and other fields. The rate can reach 1Mbps. It has the ability to transmit differential signal between bus and CAN protocol controller, and is fully compatible with "ISO 11898" standard.

2 short-circuit protection

The drive level of SIT1040Q has a current limiting protection function to prevent the drive circuit from short-circuiting to the positive and negative power supply voltage. When a short circuit occurs, the power consumption will increase. The short circuit protection function can protect the drive level from damage.

3 Failure safety

The TXD pin provides a pull-up path to VCC to ensure that the bus is in an implicit state when the TXD is not connected to power.

The STB pin provides a pull-up path to VCC to ensure that the transceiver is in standby mode when the STB is not powered.

When the VCC power is down, the TXD, STB and RXD pins will become floating to prevent reverse power supply through these pins.

4 Over temperature protection

SIT1040Q It has overtemperature protection function. After the overtemperature protection is triggered, the current of the driver level will be reduced, because the driver tube is the main energy consuming component, and the current reduction can reduce the power consumption and thus reduce the chip temperature. At the same time, other parts of the chip still maintain normal operation.

5 Visible timeout function

If the TXD pin is forced to a permanent low level due to hardware and/or software application failure, the built-in TXD explicit timeout timer circuit prevents the bus line from being driven into a permanent explicit state (blocking all network communications). The timer is triggered by a falling edge on the TXD pin.

If the low level on pin TXD persists for longer than the internal timer value (tdom), the transmitter is disabled and the drive bus enters a silent state. The timer is reset by a rising edge on pin TXD.

6 control model

The control pin STB allows for two operating modes:

High speed mode or standby mode.

The high-speed mode is the normal operating mode, selected by grounding pin STB. The transceiver can send and receive data via CANH and CANL buses. The differential receiver converts the analog data on the bus into digital data and outputs it to pin RXD through a multiplexer (MUX).

If the pin STB is at a high level or not connected, it operates in standby mode. In standby mode, the transmitter and receiver are turned off, and the bus lines are monitored by a low-power differential comparator. A high level on the pin STB activates this low-power receiver and wake-up filter. Once the low-power differential comparator detects a dominant bus level exceeding tBUS, the pin RXD will turn to a low level

SOP8, external dimensions


Package si ze Representative va-lue /mm Symbol Least value /mm Crest value /mm A 1.50 1.60 1.70 **A**1 0.1 0.15 0.2 A2 1.35 1.45 1.55 0.355 0.400 0.455 b D 4.800 4.900 5.00 Е 3.780 3.880 3.980 5.800 6.000 6.200 E1 e 1.270BSC 0.40 0.60 0.80 L


0.153

-2°

c

θ






0.203

-4°

0.253

-6°



HVSON8 / DFN3*3-8 shape

Package size Symbol Representative value / Least value /mm Crest value /mm 0.700 0.900 Α 0.000 0.050 **A**1 0.02 **A**3 0.203 REF D 2.900 3.000 3.100 E 2.900 3.000 3.100 D1 1.400 1.5 1.600 E1 2.200 2.3 2.400 0.275 REF k b 0.2 0.25 0.33 0.650 TYP e L 0.250 0.575

Order information

Order code	Temperature	Package
SIT1040QT	-40°C~125°C	SOP8
SIT1040QTK	-40°C~125°C	HVSON8 / DFN3*3-8, small shape, no pins

SOP8 tape packaging is 2500 per disc, HVSON8 / DFN3*3-8, small form factor, and pinless packaging is 5000 per disc.